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Abstract: We present an algorithm which modifies a deterministic pushdown automaton
(DPDA) such that (i) the marked language is preserved, (ii) lifelocks are removed, (iii) deadlocks
are removed, (iv) all states and edges are accessible, and (v) operational blockfreeness is
established (i.e., coaccessibility in the sense that every initial derivation can be continued to a
marking configuration). This problem can be trivially solved for deterministic finite automata
(DFA) but is not solvable for standard petri net classes. The algorithm is required for an
operational extension of the supervisory control problem (SCP) to the situation where the
specification in modeled by a DPDA.
Keywords: Deterministic Pushdown Automata, DPDA, Blockingness, Deadlocks, Lifelocks,
Accessibility, Coaccessibility, Supervisory Control
We are introducing an algorithm to transform a DPDA
such that its observable operational behavior is restricted
to its desired fragment. The algorithm decomposes the
problem into three steps: transformation of the DPDA
into a Context Free Grammar (CFG) while preserving
the operational behavior, restricting the CFG to enforce
operational blockfreeness, and the transformation of the
resulting CFG via Parsers to DPDA while preserving and
establishing the relevant criteria on the operational behav-
ior. The algorithm presented here is an essential part for
the effective solution of the supervisory control problem
for DFA plants and DPDA specifications which is reduced
(in the companion paper by Schneider, Schmuck, Raisch,
and Nestmann (2014)) to the effective implementability
of ensuring blockfreeness (solved in this paper) and en-
suring controllability (solved in the companion paper by
Schmuck, Schneider, Raisch, and Nestmann (2014)).
In Section 1 we define abstract transition systems (ATS)
as a basis for the systems involved in the algorithm and
give a formal problem statement to be solved for DPDA.
In Section 2 we define the concrete transition systems
appearing in the algorithm as instantiations of ATS. In
Section 3 we present the extensive algorithm due to space
restrictions mostly informally using a running example
before we discuss the formal verification and possible
improvements of the approach. The formal constructions
of the algorithm are contained in Schneider and Schmuck
(2013). We summarize our results in Section 4 and outline
our next steps in Section 5.
1. ABSTRACT TRANSITION SYSTEMS
The concrete systems used in this paper (including DPDA,
CFG, and Parsers) are instantiations of the subsequently
defined class of Abstract Transition Systems (ATS). Thus,
they will inherit the uniform definitions of derivations,
languages, and the problem to be solved from the ATS
definitions.
Throughout the paper we use the following notations.
Notation 1. Let A be an alphabet and let B be a set.
Then (i) A∗ denotes the set of all finite words over A,
(ii) A≤1 = A ∪ {λ}, (iii) Aω∗ denotes the set of all finite
and infinite words over A, (iv) · is the (sometimes omit-
ted) concatenation operation on words (and languages),
(v) v is the prefix relation, (vi) A is the prefix-closure
of A, (vii) w is the suffix relation, and (viii) k:w de-
notes the k-Prefix of w ∈ A∗ defined by (if w = α·w′ ∧
k > 0 thenα·((k − 1):w′) elseλ), and (ix) z(A,B) denotes
(A ∪ {⊥})×B where ⊥ represents undefinedness. 2
Definition 1. (Abstract Transition System).
S = (E,C, S, piS , R, c0, A,O, om , oum) ∈ ATS iff (i) E is a
set of step-edges, (ii) C is a set of configurations, (iii) S
is a set of states, (iv) piS maps each configuration to at
most one state, (v) R is a binary step-relation on z(E,C),
(vi) c0 ∈ C is the initial configuration, (vii) A is the
marking subset of C, (viii) O is the set of outputs, and
(ix) oum : C→ 2O and om : A→ 2O define the unmarked
and marked outputs for configurations. 2
For these ATS we define their derivations, generated
languages, and subsequently the properties to be enforced.
Definition 2. (Semantics of ATS). (i) the set of deriva-
tions D(S) contains all elements from z(E,C)ω∗ start-
ing in a configuration of the form (⊥, c) where all adja-
cent (c1, e1), (c2, e2) ∈ z(E,C) satisfy (c1, e1) R (c2, e2),
(ii) the set of initial derivations DI(S) contains all ele-
ments of D(S) starting with (⊥, c0), (iii) the reachable
configurations Creach(S) are defined by {c ∈ C | ∃d ∈
DI(S) . d(n) = (e, c)}, (iv) the marked language Lm(S)
is defined by ∪om(F ∩ Creach(S)), and (v) the unmarked
language Lum(S) is defined by ∪oum(Creach(S)).
The concatenation of derivations d1, d2 ∈ D(S) is given by
(d1·nd2)(i) = (if i ≤ n then d1(i) else d2(i− n)). 2
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Definition 3. (Properties of ATS). (i) S has a deadlock iff
for some finite d ∈ DI(S) of length n ∈ N which is not
marking (i.e., for all k, d(k) = (e, c) implies c /∈ A) there
is no c′ such that d(n) R c′, (ii) S has a lifelock iff for
some infinite d ∈ DI(S) there is an N ∈ N such that the
unmarked language of d is constant after N (i.e., for all
k ≥ N , oum(d(N)) = oum(d(k))), (iii) S is accessible iff for
each p ∈ S there is c ∈ Creach(S) such that piS(c) = p and
for each e ∈ E there is d ∈ DI(S) such that d(n) = (e, c),
and (iv) S is operational blockfree iff for any finite di ∈
DI(S) of length n ∈ N ending in di(n) = (e, c) there is
a continuation dc ∈ D(S) such that di·ndc is a marking
derivation and di and dc match at the gluing point n (i.e.,
dc(0) = (⊥, c)). 2
By definition, for operational blockfree ATS the absence of
deadlocks is guaranteed. Finally, we present the problem of
enforcing the desired properties on an ATS, which will be
solved for DPDA by the algorithm presented in Section 3.
Definition 4. (Problem Statement for ATS). Let S ∈ ATS.
How to find S ′ ∈ ATS such that (i) Lm(S) = Lm(S ′),
(ii) S ′ is accessible, (iii) S ′ has no deadlocks, (iv) S ′ has
no lifelocks, and (v) S ′ is operational blockfree? 2
In the DFA-setting: lifelocks can not occur and the other
aspects of the problem are solved by simple and efficient
graph-traversal algorithms pruning out states which are
either not reachable from the initial state or from which
no marking state can be reached 1 .
2. CONCRETE TRANSITION SYSTEMS
Every deterministic context free language can be properly
represented by at least three different types of finite mod-
els: a deterministic EPDA, a context free grammar (CFG)
satisfying the LR(1) determinism property, and a deter-
ministic Parser. These three types occur at intermediate
steps of our algorithm which solves the problem stated in
Definition 4. Therefore, the following subsections contain
their definitions as instantiations of the ATS. In each of
the three cases we proceed in three steps: (1) definition of
EPDA, CFG, and Parser as tuples, (2) instantiation of the
ATS-scheme by defining each of the ten components, and
(3) characterization of the determinism conditions.
Remark 1. We provide the slightly nonstandard branching
semantics 2 for EPDA and Parsers which utilize a history
variable in the configurations to greatly simplify the def-
inition of the operational-blockfreeness from Definition 3.
Furthermore, this branching semantics corresponds to the
intuition that the finite state realizations are generators
rather than acceptors of languages, as it is customary in
the context of supervisory control theory.
2
2.1 EPDA and DPDA
We introduce EPDA, which are NFA enriched with a
variable on which the stack-operations top, pop, and, push
can be executed.
1 The trivial handling of an ATS with empty marked language
obtained at some point of the calculation is kept implicit in this
paper (in this case, no solution exists and the calculation can be
aborted).
2 The branching interpretation is already the standard for CFG.
EPDA PDA DPDA NFA DFA
1-popping X X X X
deterministic X X
λ-step-free X X
stack-free X X
Table 1. Subclasses of EPDA.
Definition 5. (Extended Pushdown Automata (EPDA)).
M = (Q,Σ,Γ, δ, p0,2, F ) ∈ EPDA iff (i) the states Q,
the output alphabet Σ, the stack alphabet Γ, and the set
of edges δ are finite (Q, Q∗, Σ, Σ∗, Γ, Γ∗ range over p, p˜,
α, w, γ, s, respectively), (ii) δ : Q × Σ≤1 × Γ∗ × Γ∗ × Q,
(iii) the end-of-stack marker 2 is contained in Γ, (iv) the
marking states F and the initial state p0 are contained
in Q, and (v) 2 is never removed from the stack (i.e.,
(p, σ, s, s′, p′) ∈ δ and s w 2 imply s′ w 2). 2
We proceed with the ATS instantiation for EPDA.
Definition 6. (EPDA—ATS Instantiation).
An EPDA M = (Q,Σ,Γ, δ, p0,2, F ) instantiates the
ATS scheme (E,C, S, piS , R, c0, A,O, om , oum) via: (i) E δ
(ii) C C(M ) , Q × Σ∗ × Γ∗ where (p, w, s) ∈ C(M )
consists of a state p, a history variable w (storing the
symbols generated), and the stack-variable s (iii) S Q
(iv) piS(p, w, s) p (v) R `M : z(δ, C(M ))2 defined by
(e, (p, w, s′·s)) `M ((p, σ, s′, s′′, p′), p′, w·σ, s′′·s) (vi) c0
(p0, λ,2) (vii) A {(p, w, s) ∈ C(M ) | p ∈ F} (viii) O Σ∗
(ix) om(p, w, s), oum(p, w, s) {w} 2
The well known sub-classes of EPDA having one or more
of the properties below are defined in Table 1.
Definition 7. (Sub-classes of EPDA). An EPDA is 1-pop-
ping iff every edge pops precisely one element from Γ from
the stack. An EPDA is deterministic iff for every reach-
able configuration all two distinct steps append distinct
elements of Σ to the history variable 3 . An EPDA is λ-
step-free iff no edge is of the form (p, λ, s, s′, p′). An EPDA
is stack-free iff every edge is of the form (p, α,2,2, p′). 2
2.2 CFG and LR(1)
A CFG (e.g., defined by Ginsburg and Greibach (1966)) is
a term-replacement system replacing a nonterminal with
a word over output symbols 4 and nonterminals.
Definition 8. (Context-Free Grammars (CFG)).
G = (N,Σ, P, S) ∈ CFG iff (i) the nonterminals N
(ranging over A,B), the output alphabet Σ, and the
productions P are finite (ii) P : N × (N ∪ Σ)∗, and
(iii) the initial nonterminal S is contained in N . N ∪ Σ
and (N ∪ Σ)∗ range over κ and v, respectively. Productions
(A, v) are written A→ v. 2
Definition 9. (CFG—ATS Instantiation).
A CFG G = (N,Σ, P, S) instantiates the ATS scheme
(E,C, S, piS , R, c0, A,O, om , oum) via: (i) E P (ii) C C(G)
= (N ∪ Σ)∗ (iii) S N (iv) piS take the first nonterminal (if
present) of the configuration (v) R `G: z(P, C(G))2 given
by (e, (v1·A·v2)) `G ((A, v), v1·v·v2) (vi) c0 S (vii) A Σ∗
(viii) O Σ∗ (ix) om(v) {v} (x) oum(v) {v} 2
3 Thus, λ-steps may not be enabled simultaneously with other steps.
4 The output symbols of a CFG are usually called terminals.
The LR(1)-condition below, which corresponds to the
determinism property of EPDA, depends on the restriction
of the step-relation to the replacement of the right-most
nonterminal which will be denoted by the index rm.
Definition 10. (LR(1)-Condition). According to Sippu and
Soisalon-Soininen (1990) (page 52) 5 , LR(1) is the set of
all CFG for which (assuming x ∈ Σ∗)
(i) (⊥, S) `rm*G (e1, v′1·A1·w1) `rmG ((A1, v1), v′1·v1·w1),
(ii) (⊥, S) `rm*G (e2, v′2·A2·w2) `rmG ((A2, v2), v′2·v2·w2),
(iii) v′2·v2 = v′1·v1·x, and
(iv) 1:w1 = 1:(x·w2), imply
(v) v′1 = v
′
2, A1 = A2, and v1 = v2. 2
Intuitively, if a parser for a CFG has generated the shorter
prefix v′1·v1 it must be able to decide by fixing the next
symbol (1:w1 and 1:(x·w2), respectively) whether (A1, v1)
is to be applied backwards or whether for x 6= λ another
symbol of x should be generated or for x = λ the
production (A2, v2) is to applied backwards
6 .
2.3 Parser
Intuitively, a Parser is an EPDA with mild modifications 7 :
(1) the parser may fix the next output-symbol (without
generating it) and (2) the parser may terminate the
generation of symbols (by fixing the end-of-output marker
).
Definition 11. (Parser). M = (N,Σ, S, F, P, ) ∈ Parser iff
(i) the stack alphabet N , the output alphabet Σ, the mark-
ing stack-tops F , and the rules P are finite, (N , N∗, Σ,
Σ∗, range over p, p˜, α, w, respectively) (ii) P : N+×Σ≤1×
N+×Σ≤1, (iii) the initial stack symbol S and the marking
stack-tops F are contained in N , (iv) the end-of-output
marker  is contained in Σ, (v) the parser may not modify
the output (i.e., (s·p, w, s′·p′, w′) ∈ P implies w w w′ (i.e.,
w ends with w′)), and (vi) the end-of-output marker 
may not be generated (i.e., (s·p, w·w′, s′·p′, w′) ∈ P and
w w  imply w′ w ). Rules (s·p, w·w′, s′·p′, w′) are written
s·p|w·w′→s′·p′|w′. 2
Intuitively, a rule s·p|w·w′→s′·p′|w′ is changing the state
from p to p′, pops s from the stack, pushes s′ to the stack,
fixes the output w′, and generates w to the output.
Definition 12. (Parser—ATS Instantiation).
A Parser M = (N,Σ, S, F, P, ) instantiates the ATS
scheme (E,C, S, piS , R, c0, A,O, om , oum) via: (i) E P
(ii) C C(M) , N+ × Σ∗ × Σ∗ where (s·p, w, f) ∈ C(M)
contains the stack fragment s, the current state p, a
history variable w, and the fixed part f ∈ Σ≤1 which
the parser fixed without generating it. (iii) S {p ∈ N |
(s·p, w·w′, s′·p′, w′) ∈ P∧p ∈ {p, p′}} (iv) piS(s·p, w, f) {p}
(v) R `M : z(P, C(M))2 given by (e, (s·s1·p, w, f)) `M
((s1·p, w1, s2·p′, w2), s·s2·p′, w′, f ′) where (a) w1 v f ∨f v
w1, (b) w
′ = w·drop(|f |,del(w1)),8 and finally (c) f ′ =
w2·drop(|w1|, f). (vi) c0 (S, λ, λ) (vii) A {(s·p, w, f) |
5 The here relevant section 6.6 of the monograph Sippu and Soisalon-
Soininen (1990) is based primarily on the work of Knuth (1965) which
was later extended by Aho and Ullman (1972).
6 E.g., ({S,A,B}, {a}, {(S,A), (S,B), (A, a), (B, a)}, S) /∈ LR(1).
7 An equivalent linear/scheduled definition of Parser is given by
Sippu and Soisalon-Soininen (1990).
8 Here del(w) removes a potential  from the end of w and
drop(n,w) drops the first n symbols from w.
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Figure 1. DPDA G0 and GInt generating {a2nb(bd)n | n ∈ N}.
G0 ∈ DPDA
G1 ∈ SDPDA
G2 ∈ SDPDA+no double acceptance
G3 ∈ CFG
G4 ∈ LR(1)
G5 ∈ LR(1)+-augmented
G6 ∈ DFA
G7 ∈ Parser+deterministic
G8 ∈ Parser+deterministic+-free
G9 ∈ Parser+essentially EDPDA
G10 ∈ EDPDA
G11 ∈ DPDA
G12 ∈ DPDA+accessible
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Figure 2. Visualization of the algorithm.
f ∈ {λ, } ∧ p ∈ F} (viii) O Σ∗ (ix) om(s·p, w, f) {w}
(x) oum(s·p, w, f) {w}. 2
A Parser is deterministic iff for all reachable configuration
all two distinct steps (i) append distinct symbols to the
history variable, or (ii) one step adds a symbol to the
history variable and the other step completes the output-
generation by fixing the end-of-output marker  9 .
3. APPROACH
Motivation: For example, the DPDA G0 in Figure 1 ex-
hibits a lifelock generating the output b reaching p1, p3
arbitrarily often, a lifelock (and blocking situations) gen-
erating the output abb reaching p2 arbitrarily often, a non
accessible state p4 (along with the edge leading to it),
but no deadlock. Observe that the cause (G0 does not
properly distinguish between an even or odd number of
generated as) is structurally separated from the lifelock
at p2. Thus, the intuitive solution GInt (see Figure 1) is
obtained by splitting the state p0 and by removing junk.
Any formal construction must detect the states with a
deadlock, a lifelock, or a blocking situation, determine the
cause of that problem, and make a decision on how to fix
the problem.
Solution: In Figure 2 we have depicted our approach in the
subsequently explained 12 steps. The basic idea is to (Steps
1–3) transform the DPDA G0 into a CFG G3, (Step 4)
9 A parser may (depending on the other rules) be deterministic
if (p1, w·α, λ) and (p2, w, ) are successors of the same reachable
configuration (p, w, λ).
obtain an LR(1) grammar G4 by restricting G3 to establish
operational blockfreeness and absence of lifelocks, (Steps
5–11) transform the LR(1) grammar into a DPDA G11
preserving the desired properties, and finally (Step 12)
remove all inaccessible states and edges.
Steps 1–4 and 7–12 preserve the marked language. Steps 1–
3 and 7–12 preserve the unmarked language while step 4
restricts the unmarked language to the prefix closure of the
marked language. Steps 5 and 6 are not meant to preserve
the (un)marked language as they are only intermediate
results of the translation in Step 7.
IApproximating Accessibility: Throughout the following
presentation we omit states and edges which are obviously
inaccessible: such states and edges are detected by over-
approximating the possible ≤k-length prefixes of stacks
in reachable configurations. The k-overapproximation R :
Q→Q→ 2Γ≤k is the least function satisfying the following
rules: (i) initial configuration: k:2 ∈ R(p0, p0), (ii) clo-
sure under steps: if γs ∈ R(p, p) and (p, σ, γ, s′, p′) ∈ δ
then k:(s′·s) ∈ R(p, p′) and k:(s′·s) ∈ R(p′, p′), and
(iii) transitivity: if s ∈ R(p, p′) and s′ ∈ R(p′, p′′) then
s′ ∈ R(p, p′′). 10
For example, in G0 the state p4 is obviously inaccessible
because the set of all ≤1-length prefixes of stacks of reach-
able configurations with state p4 is empty. However, we
would obtain λ to be a ≤0-length prefix of a reachable
configuration with state p4; i.e., by increasing the parame-
ter for the length of the calculated prefixes a better result
may be obtained. For DFA and k = 0 the standard DFA-
accessibility-operation is obtained. For arbitrary DPDA
step 12 alone enforces accessibility.
Applying this approximation implicitly in the running
example, we now describe the steps of the algorithm
solving the problem stated in Definition 4.
IStep 1: We transform the DPDA into a simple DPDA
(called SDPDA subsequently) such that every edge is of
one of three forms: a generating edge (p, α, γ, γ, p′), a
pop edge (p, λ, γ, λ, p′), or a push edge (p, λ, γ, γ′γ, p′).
The operation consists of four steps: (i) split every
edge of the form (p, α, γ, s, p′) into (p, α, γ, γ, p′′) and
(p′′, λ, γ, s, p′), (ii) split every neutral edge of the form
(p, λ, γ, γ, p′) into (p, λ, γ, ◦γ, p′′) and (p′′, λ, ◦, λ, p′) for a
unique fresh stack symbol ◦ ∈ Γ, (iii) split every rule of
the form (p, λ, γ, sγ′, p′) with γ 6= γ′ into (p, λ, γ, λ, p′′)
and (p′′, λ, γ′′, sγ′γ′′, p′) for every γ′′ ∈ Γ, and (iv) split
every rule of the form (p, λ, γ, sγ, p′) into |s| steps which
push a single symbol of s in each step. Note that the
fresh states to be used in each of the four steps contain
the edge for which they have been constructed (i.e., p′′
in the first step is (p, σ, γ, s, p′)). The operation has been
adapted from Knuth (1965) by (1) correcting the handling
of neutral edges involving the 2 symbol (for example, the
self loop at p2 in G0 would have been handled incorrectly),
10Without using the transitivity rule we obtain the 0- and 1-
overapproximations R0 and R1 of G0 (where we omit empty sets):
R0 = {p0 7→ {p1 7→ {λ}, p0 7→ {λ}}, p1 7→ {p2 7→ {λ}, p1 7→
{λ}, p3 7→ {λ}}, p2 7→ {p2 7→ {λ}, p1 7→ {λ}}, p3 7→ {p1 7→
{λ}, p4 7→ {λ}, p3 7→ {λ}},p4 7→ {p4 7→ {λ}}}
R1 = {p0 7→ {p1 7→ {2, •}, p0 7→ {2, •}}, p1 7→ {p2 7→ {λ}, p1 7→
{λ,2, •}, p3 7→ {•}}, p2 7→ {p2 7→ {λ,2}, p1 7→ {λ}}, p3 7→ {p1 7→
{λ}, p3 7→ {•}}}
p0G1
p′0
p′′0
p1 p′1
p2p′2 p
′′
2
p3p4
a,2,2 λ,2,•2
a,•,•λ,•,••
b,•,•; b,2,2 b,•,•
λ,•,λ
d,•,•
λ,2,◦2
λ,◦,λ
λ,•,λ
λ,2,•2λ,•,λ
a,2,2
p0G2
p′0
p′′0
p1 p′1
p2p′2 p
′′
2
p3p4
p1p3
a,2,2
a,•,•
b,•,•; b,2,2 b,•,•
d,•,•
a,2,2 b,•,•
a,2,2
λ,2,◦2
λ,◦,λ
λ,2,•2
λ,•,λ
λ,2,•2
λ,•,••
λ,•,λλ,•,λ
λ,2,•2
λ,•,λ
G4 with initial symbol Lp0,2
1:Lp0,2 →a·Lp′
0
,2 8 :Lp0,2 →b·Lp1,2
2:Lp′
0
,2 →Lp0,•,p1 ·Lp1,2 9 :Lp0,•,p1→a·Lp′′
0
,•,p1
3:Lp1,2 →Lp3,• 10:Lp3,• →λ
4:Lp′′
0
,•,p1→Lp0,•,p2 ·Lp2,•,p1 11:Lp0,•,p2→a·Lp′′0 ,•,p2
5:Lp0,•,p2→b·Lp1,•,p2 12:Lp1,•,p2→b·Lp′
1
,•,p2
6:Lp′
1
,•,p2→λ 13:Lp′′0 ,•,p2→Lp0,•,p1 ·Lp1,•,p2
7:Lp2,•,p1→d·Lp′
2
,•,p1 14:Lp′2,•,p1→λ
renamed G4 with initial symbol S
1 :S→aA 2 :A→BC 3 :C→D 4 :E→FJ 5 :F→bG
6 :H→λ 7 :J→dK 8 :S→bC 9 :B→aE 10:D→λ
11:F→aI 12:G→bH 13:I →BG 14:K→λ
Figure 3. The simple DPDA G1, the simple DPDA G2 not
exhibiting double marking, and the LR(1)-grammar G4.
and by (2) logging the involved edges in the fresh states
as explained before. For the DPDA G0 from Figure 1 the
SDPDA G1 in Figure 3 results (up to renaming of the
states).
IStep 2: We transform the SDPDA G1 into an SDPDA G2
such that once the SDPDA G2 has generated an output, it
has to generate another symbol before entering a marking
state again. For the example automaton G1 this means
that the lifelock at p2, p3 is problematic. We are reusing the
construction from Knuth (1965): Every state is duplicated
(the duplicated states are neither initial nor marking).
Then, the edges are defined such that the automaton G2
operates on the original states until it reaches a marking
state. Once this happens, the automaton either remains
in the original states by using a generating edge or it
switches to the duplicated states. The automaton remains
in the duplicated states until switching to the original
states using any generating edge. For the SDPDA G1 from
Figure 3 the SDPDA G2 in the same figure results. Note,
the lifelock in p1, p3 has been removed by the cost of
another lifelock in p1, p3 generating the same output b.
IStep 3 & Step 4: We transform the SDPDA G2 in step 3
into the CFG G3 using a construction from Knuth (1965).
We restrict the CFGG3 in step 4 to the LR(1) grammarG4
(see Figure 3) by removing all productions from G3 which
do not appear in any marking derivation of G3. That is,
the accessible and coaccessible part is constructed using
SDPDA G2 LR(1) G4
(p0, λ,2) Lp0,2
`G2 (p′0, a,2) `G4 a·Lp′0,2`G2 (p0, a, •2) `G4 a·Lp0,•,p1 ·Lp1,2
`G2 (p′′0 , aa, •2) `G4 aa·Lp′′0 ,•,p1 ·Lp1,2`G2 (p0, aa, • • 2) `G4 aa·Lp0,•,p2 ·Lp2,•,p1 ·Lp1,2
`G2 (p1, aab, • • 2) `G4 aab·Lp1,•,p2 ·Lp2,•,p1 ·Lp1,2
`G2 (p′1, aabb, • • 2) `G4 aabb·Lp′1,•,p2 ·Lp2,•,p1 ·Lp1,2`G2 (p2, aabb, •2) `G4 aabb·Lp2,•,p1 ·Lp1,2
`G2 (p′2, aabbd, •2) `G4 aabbd·Lp′2,•,p1 ·Lp1,2`G2 (p1, aabbd,2) `G4 aabbd·Lp1,2
`G2 (p3, aabbd, •2) `G4 aabbd·Lp3,•
`G4 aabbd
Figure 4. Corresponding initial derivations of the SDPDA G2 and
the LR(1) grammar G4.
a fixed-point algorithm in each case. For the accessible
part: the accessible nonterminals are the least set of non-
terminals A such that the initial nonterminal is contained
in A and for any production A→ v: if A ∈ A, then the
nonterminals of v are contained in A. For the coaccessible
part: the coaccessible nonterminals are the least set of non-
terminalsA such that for any production A→ v: if the non-
terminals of v are contained in A then A ∈ A. The equiv-
alence of G2 and G4 w.r.t. the marked language can best
be understood by comparing the derivations in Figure 4.
The following three properties explain the correctness of
the construction: (i) The nonterminals of the form Lp,A
(for example Lp1,2) guarantee a marking derivation of the
SDPDA starting in p not modifying the stack starting with
A. (ii) The nonterminals of the form Lp,A,p′ (for example
Lp0,•,p2) guarantee a derivation of the SDPDA starting in
p not modifying the stack starting with A and reaching
a configuration in which the A is removed and the state
p′ is reached. (iii) For any configuration (p1, w, γ1 . . . γn)
there are p2 . . . pn such that (p, w, γ1 . . . γn) is reachable
by G2 iff w·Lp1,γ1,p2 . . . Lpn−1,γn−1,pnLpn,γn is reachable by
G4.
Once step 4 has been completed, for the given DPDA
a marked language equivalent CFG has been constructed
which is lifelockfree, accessible, and operational blockfree
(and by that deadlockfree).
IStep 5 & Step 6 & Step 7: In these steps we are following,
with some modifications, the constructions in Sippu and
Soisalon-Soininen (1990).
In step 5 we are constructing the -augmented version G5
of G4: A new initial nonterminal S
′ and the production
S′→S are added where S is the old nonterminal. This
modification allows for a simpler construction procedure of
the LR(1)-machine and the LR(1)-parser in steps 6 and 7.
In step 6 we are constructing the LR(1)-machine G6
(depicted in Figure 5) for the LR(1)-grammar G5. The
output alphabet of the DFA G6 is the union of the output
alphabet and the nonterminals of G5. The steps of the
parser (between two states p, p′ of G6) will depend on
the elements of p: these elements are called items which
are formally four-tuples containing a production with a
marker splitting the right hand side of the production and
a lookahead symbol. The DFA G6 has two kinds of edges:
the edges labeled with an output symbol α represent the
action where the parser generates α, the edges labeled
Reduce Rules
1·3·5|→ 1·6| 1·2·7|→ 1·6|
2·8·10|→ 2·7| 2·9·12|→ 2·8|
3·4|→ 3·5| 3|→ 3·4|
8·4|→ 8·10| 8|→ 8·4|
9·13·16|→ 9·12| 13·17·18|→13·16|
17|→17·18| 9·14·19|d→ 9·13|d
9·15·22|d→ 9·13|d 14·26·27|d→14·19|d
15·23·25|d→15·22|d 15·24·28|b→15·23|b
23·26·27|d→23·25|d
24·29·30|b→24·28|b 24·15·22|d→24·29|d
24·14·19|d→24·29|d 26|d→26·27|d
29·31·32|b→29·30|b 31|b→31·32|b
Shift Rules
1|a→ 1·2|
1|b→ 1·3|
2|a→ 2·9|
9|a→ 9·15|
9|b→ 9·14|
13|d→13·17|
14|b→14·26|
15|a→15·24|
23|b→23·26|
24|a→24·15|
24|b→24·14|
29|d→29·31|
Figure 6. The rules of the LR(1)-parser G7 with initial state 1 and
marking set {6}.
with nonterminals are required for the actions where the
parser concludes (based on its stack and the lookahead
of the items) that it has generated a word derivable by a
nonterminal.
Every edge (p, κ, p′) in G6 satisfies that p′ is the least set
satisfying the following conditions: p′ contains all items of
p where the marker  has been shifted over κ. Furthermore,
if an item of the form [A→ vB·v′, σ] is obtained, then the
so-called “first”-symbols σ′ are determined 11 for which
there is a w satisfying v′·σ `*G5 w with σ′ = 1:w and for
all such (possibly empty) σ′ and all productions of the
form B→ v′′, the item [B→v′′, σ′] is contained in p′ 12 .
For example (in Figure 5), the a-successor of state 9 is state
15: [F → a  I, d] ∈ 15 is the result of the shifting of the 
over the a in the item [F →aI, d] ∈ 9; [I→BG, d] ∈ 15
because [F → a I, d] ∈ 15 and d is (trivially) derivable to
d; [B→aE, b] ∈ 15 because [I→BG, d] ∈ 15 and Gd is
derivable to bd.
In step 7 we are constructing the LR(1)-parser G7 (de-
picted in Figure 6) for G5 and G6. The parser consists of
shift rules (generating a symbol and changing the stack
and state) and reduce rules (which only modify the stack
and state). The shift rules are obtained from the LR(1)-
machine by selecting the edges in G6 which are labeled
with an output symbol: an edge (p, α, p′) would result in
the shift rule p|α→ p·p′|λ (e.g., the edge (1, a, 2) results in
the rule 1|a→ 1·2|λ). The reduce rules are constructed for
every item of the form [A→v, α] ∈ p (i.e., the marker is at the beginning of the right hand side): let p˜ (by
construction p˜ is also a word over the stack alphabet of G7)
be the sequence of states visited by generating v starting
in p in G6 and let p
′ be the state reached by generating A
in p in G6. Then the reduce rule p·p˜|λ→ p·p′|λ is added to
the parser (e.g., the item [J→dK, b] ∈ 29 results in the
rule 29·31·32|b→ 29·30|b).
Remark 2. According to Sippu and Soisalon-Soininen
(1990), the parser G7 is a correct prefix parser. How-
ever, that is a too weak assertion: their definition of the
unmarked language considers a symbol the parser has
fixed but not generated not to be part of the generated
11While in Sippu and Soisalon-Soininen (1990) no effective algorithm
is presented for this operation we have been able to verify such a
construction.
12The state with no items has been removed from the visualization
in Figure 5.
0 [S′→λ  S, λ]G6 1 [S′→  S, λ][S→bC, ]
[S→aA, ] 2
[S→ a A, ]
[A→BC, ]
[B→aE, ] 9
[B→ a  E, ]
[E→FJ, ]
[F →bG, d]
[F →aI, d] 15
[F → a  I, d]
[I→BG, d]
[B→aE, b]
24
[B→ a  E, b]
[E→FJ, b]
[F →aI, d]
[F →bG, d] 29
[E→F  J, b]
[J→dK, b]
31
[J→ d K, b]
[K→, b]
32 [J→ dK, b]
30 [E→FJ, b]
14
[F → b G, d]
[G→bH, d]19 [F → bG, d]
23
[I→B G, d]
[G→bH, d]26 [G→ b H, d][H→, d]
27 [G→ bH, d]
28 [B→ aE, b]
25 [I→BG, d]
22 [F → aI, d]
12 [B→ aE, ]13 [E→F  J, ][J→dK, ]
16 [E→FJ, ]
17
[J→ d K, ]
[K→, ]18 [J→ dK, ]
7 [S→ aA, ]3 [S→ b  C, ][C→D, ]
[D→, ]
5 [S→ bC, ]
4 [C→D, ]
8
[A→B  C, ]
[C→D, ]
[D→, ]
10 [A→BC, ]
6 [S′→S  , λ]11 [S′→S  , λ]


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Figure 5. The LR(1)-machine G6. Edges generating terminals (relevant for shift-rules) and items with marker  at the beginning of the
right hand side (relevant for reduce rules) are printed in red.
Reduce Rules
9·14·19|d→ 9·13|d 24·14·19|d→24·29|d
9·15·22|d→ 9·13|d 24·15·22|d→24·29|d
15·23·25|d→15·22|d 26|d→26·27|d
14·26·27|d→14·19|d 23·26·27|d→23·25|d
15·24·28|b→15·23|b 24·29·30|b→24·28|b
31|b→31·32|b 29·31·32|b→29·30|b
Shift Rules
1|a→ 1·2|
1|b→ 1·3|
2|a→ 2·9|
9|a→ 9·15|
9|b→ 9·14|
13|d→13·17|
14|b→14·26|
15|a→15·24|
23|b→23·26|
24|a→24·15|
24|b→24·14|
29|d→29·31|
Figure 7. The rules of the LR(1)-parser G8 with initial state 1 and
marking set {3, 17} (the nonterminals {4, 5, 7, 8, 10, 12, 16, 18}
are no longer reachable)
unmarked word. Since the mode of operation we are inter-
ested (control of (embedded) discrete event systems), we
had to find new proofs to verify that our stronger condition
is also satisfied by the generated parser G7. 2
IStep 8: Since DPDA are not capable of terminating
the generation by fixing an end-of-output marker, we are
modifying the parser G7 by removing all rules involving
the end-of-output marker  and by changing the set of
marking states such that G8 (depicted in Figure 7) marks
in (s·p, w, f) iff some edge s′·p| → s′′| has been removed.
While it is not mentioned in Sippu and Soisalon-Soininen
(1990), we discovered that this drastic removal of rules pre-
serves the (un)marked language because the parser reaches
a configuration in which such an edge is enabled if and
only if the stack can be entirely reduced by subsequently
executed reduce rules. This optimization also speeds up
the parsing process using the presented construction in any
other context (e.g., parsing of programming languages for
which it has originally been designed).
IStep 9: Since DPDA are not capable of fixing output
symbols without generating them, we add the fixed out-
put component of a configuration into the state of the
configuration. For every shift rule of the form p|α→p·p′|λ
the rules (p, λ)|α→p·(p′, λ)|λ and (p, α)|λ→p·(p′, λ)|λ are
used. For every reduce rule of the form s·p|α→s′·p′|α the
Reduce Rules
9·14·(19, λ)|d→ 9·(13, d)|λ 9·14·(19, d)|λ→ 9·(13, d)|λ
24·14·(19, λ)|d→24·(29, d)|λ 24·14·(19, d)|λ→24·(29, d)|λ
9·15·(22, λ)|d→ 9·(13, d)|λ 9·15·(22, d)|λ→ 9·(13, d)|λ
24·15·(22, λ)|d→24·(29, d)|λ 24·15·(22, d)|λ→24·(29, d)|λ
15·23·(25, λ)|d→15·(22, d)|λ 15·23·(25, d)|λ→15·(22, d)|λ
(26, λ)|d→26·(27, d)|λ (26, d)|λ→26·(27, d)|λ
14·26·(27, λ)|d→14·(19, d)|λ 14·26·(27, d)|λ→14·(19, d)|λ
23·26·(27, λ)|d→23·(25, d)|λ 23·26·(27, d)|λ→23·(25, d)|λ
15·24·(28, λ)|b→15·(23, b)|λ 15·24·(28, b)|λ→15·(23, b)|λ
24·29·(30, λ)|b→24·(28, b)|λ 24·29·(30, b)|λ→24·(28, b)|λ
(31, λ)|b→31·(32, b)|λ (31, b)|λ→31·(32, b)|λ
29·31·(32, λ)|b→29·(30, b)|λ 29·31·(32, b)|λ→29·(30, b)|λ
Shift Rules
(1, λ)|a→ 1·(2, λ)|λ (1, a)|λ→ 1·(2, λ)|λ
(1, λ)|b→ 1·(3, λ)|λ (1, b)|λ→ 1·(3, λ)|λ
(2, λ)|a→ 2·(9, λ)|λ (2, a)|λ→ 2·(9, λ)|λ
(9, λ)|a→ 9·(15, λ)|λ (9, a)|λ→ 9·(15, λ)|λ
(9, λ)|b→ 9·(14, λ)|λ (9, b)|λ→ 9·(14, λ)|λ
(13, λ)|d→13·(17, λ)|λ (13, d)|λ→13·(17, λ)|λ
(14, λ)|b→14·(26, λ)|λ (14, b)|λ→14·(26, λ)|λ
(15, λ)|a→15·(24, λ)|λ (15, a)|λ→15·(24, λ)|λ
(23, λ)|b→23·(26, λ)|λ (23, b)|λ→23·(26, λ)|λ
(24, λ)|a→24·(15, λ)|λ (24, a)|λ→24·(15, λ)|λ
(24, λ)|b→24·(14, λ)|λ (24, b)|λ→24·(14, λ)|λ
(29, λ)|d→29·(31, λ)|λ (29, d)|λ→29·(31, λ)|λ
Figure 8. The rules of the LR(1)-parser G9 with initial state 1 and
marking set {(3, λ), (17, λ)}.
rules s·(p, λ)|α→s′·(p′, α)|λ and s·(p, α)|λ→s′·(p′, α)|λ are
used. The resulting parser G9 is depicted in Figure 8.
It is then possible to verify, that all reachable configura-
tions of the resulting parser G9 have an empty fixed output
component. We call the parser G9 essentially EDPDA
because it uses none of the extra capabilities of the parser
formalism.
IStep 10: The essentially EDPDA parser G9 can be
translated into the EDPDA G10 (depicted in Figure 9)
by using for every rule of the form s·p|σ→s′·p′|λ the edge
(p, σ, s−1, s′−1, p′). Marking and initial states of G10 are
taken from G9.
1λG10 2λ 9λ 15λ 24λ
14λ26λ27d
19d
3λ
17λ
13d
25d
29d 31λ
22d
32b 30b
28b23b
b,λ,1
a,λ,1 a,λ,2 a,λ,9
a,λ,15
a,λ,24
b,λ,9
b,λ,24
b,λ,14d,λ,26
λ,26·14,14
λ,26·23,23
λ,14·9,9
λ,λ,13
λ,14·24,24
λ,λ,29
λ,23·15,15
λ,15·9,9
λ,15·24,24
b,λ,31 λ,31·29,29
λ,29·24,24
λ,24·15,15
λ,λ,23
Figure 9. The resulting EDPDA G10 where obviously unreachable
states have been removed.
IStep 11: Since DPDA are not capable of popping strictly
more than one symbol from the stack, we split such edges
into multiple edges to obtain the DPDA G11. To preserve
determinism, the splitting of edges with the same source
entails the merging of partially identical edges until the
recursive split identifies their distinctness. For example,
the edges (p, σ, s·s′, s1, p1) and (p, σ, s·s′′, s2, p2) share a
common prefix s on the popping component.
Since DPDA are not capable of popping strictly less than
one symbol from the stack, we modify the automaton by
replacing any edge (p, σ, λ, s, p′) with (p, σ, γ, s·γ, p) for any
γ of the stack alphabet of G10. For soundness, recall that
the stack-bottom-marker can never be removed from the
stack.
IStep 12: Finally, accessibility of states and edges can be
enforced by reusing the presented steps 1–4. For a DPDA
we are executing steps 1–4. From the productions obtained
by step 4 we can determine by executing the steps 1–
3 backwards (which are by our construction injective in
the sense that for each constructed production/edge x a
unique edge e can be determined for which x has been
constructed). Using this backwards computation, we are
able to determine the accessible edges of a DPDA. The
accessible states are the sources and edges of any of the
accessible edges. The inaccessible states and edges are then
removed to obtain the DPDA G12 from Figure 10.
We are not aware of comparable constructions ensuring
accessibility of DPDA, however, using the decidability of
emptiness from Hopcroft and Ullman (1979) it is possible
to test a single (and by that every) edge for accessibility;
this approach has been used in Griffin (2006). Our ap-
proach is superior as we are executing a single test on all
edges simultaneously.
IVerification: The soundness of the presented algorithm
(w.r.t. the problem Definition 4) has been verified in the
interactive theorem prover Isabelle/HOL (Paulson et al.,
2011) apart from the following steps for which only pen-
and-paper proofs exist yet and which are to be completed
G12
b,1,3·1
a,1,3·1 a,3,6·3 a,6,7·6
a,7,2·7; a,5,2·5
a,2,5·2
b,2,5·2
b,6,7·6
b,5,4·5; b,7,4·7
d,0,λλ,2,λ
λ,7,7
λ,7,8·7
d,4
,λ
λ,5,5
b,5,λ
λ,2,0·2
λ,5,5
λ,7,7
Figure 10. The resulting DPDA G12.
in Isabelle/HOL in the near future: (i) the CFG obtained
in step 4 is an LR(1) grammar (satisfied according to
Knuth (1965)), (ii) the Parser obtained in step 7 is de-
terministic if G5 is an LR(1) grammar (satisfied according
to Sippu and Soisalon-Soininen (1990)), (iii) step 11, and
(iv) step 12. From these tasks however, only the first
appears to be complicated.
ITesting: The presented algorithm has been implemented
in Java for rapid prototyping and in C++ as a plugin
to the libFAUDES (2006-2013) tool. The implementations
have been used successfully for many examples including
the running example of this paper.
IOptimizations: The algorithm can be optimized in dif-
ferent ways. (i) The runtime of the algorithm depends
primarily on the steps 3 and 4 because G3 would have
an enormous amount of productions. We can greatly re-
strict the set of productions to be generated by exploiting
the structure of the input DPDA using the reachability
overapproximation presented on page 4. (ii) Furthermore,
steps 3 and 4 can be merged such that only productions are
generated which are coaccessible. This alternative trades
runtime for space-requirements (the size of G4 is usually
not much greater than G1 but the runtime is increased
by the length of the longest derivation necessary in G2 to
reach all states). (iii) Another optimization merges adja-
cent edges in EDPDA which are intermediate results. This
optimization decreases the runtime of the subsequently
executed operations. The formal definition and verification
in Isabelle/HOL of such intermediate operations is left for
future work.
4. CONCLUSION
The algorithm presented in this paper optimizes the be-
havior of a DPDA whilst preserving its marked language
by first translating the DPDA into another model (LR(1)
grammars) in which the desired properties can be enforced
using simple constructions and by translating the obtained
solution back into DPDA while preserving the desired
properties.
The algorithm guarantees accessibility (every state and
every edge is required for some marking derivation), life-
lockfreeness (there is no initial derivation executing in-
finitely many steps without generating an output sym-
bol), deadlockfreeness (non-extendable initial derivations
are ending in marking states), and finally the operational
blockfreeness (every initial derivation can be extended into
a marking derivation).
The operational blockfreeness is sufficient to conclude that
the unmarked language is the prefix closure of the marked
language of the resulting DPDA.
The algorithm does not minimize the size of the automa-
ton, in fact, the size of the resulting DPDA is usually
increased and is growing according to Geller et al. (1975)
in some cases exponentially.
The algorithm presented here is a crucial part of the
presented solution of the supervisory control problem for
DFA plants and DPDA specifications which is reduced
(in the companion paper by Schneider, Schmuck, Raisch,
and Nestmann (2014)) to the effective implementability
of ensuring blockfreeness (solved in this paper) and en-
suring controllability (solved in the companion paper by
Schmuck, Schneider, Raisch, and Nestmann (2014)).
5. FUTURE WORK
IPetri nets: Since the problem of establishing blockfree-
ness is unsolvable for standard Petri net classes (Giua and
DiCesare, 1994, 1995), we intend to determine Petri net
classes P that can be translated (preserving the marked
language) into a DPDA G such that the DPDA generated
by our algorithm G′ can be translated back into a Petri
net from P to solve the problem for such a Petri net class.
IVisibly Pushdown Tree Automata (VPTA): VPTA intro-
duced by Chabin and Re´ty (2007) are the greatest known
subclass of DPDA which are closed under intersection. For
the context of the Supervisory Control Theory we intend
to determine an algorithm which solves the problem from
Definition 4 for VPTA because (i) plant and controller
can then be generated by VPTA, while this decreases the
expressiveness for the controller language it also increases
the expressiveness for the plant language, and (ii) the
closed loop is again a VPTA, which allows for the iterative
restriction of a plant language by horizontal composition of
controllers. The algorithm presented here may be reusable:
the output of the algorithm, when executed on a VPTA,
may be (convertible) into a VPTA. Therefore, when using
VPTA for plants, specifications, and controllers, the super-
visory controller synthesis can be extended to yet another
domain.
INondeterminism: For the context of the Supervisory
Control Theory there is no reason to restrict oneself
to deterministic controllers. However, for these systems
the desired property of operational blockfreeness is not
guaranteed for language blockfree controllers. Therefore,
when extending the domain of the algorithm to PDA the
proofs will become more complex as the preservation of
marked and unmarked language is no longer sufficient
for the preservation of the operational blockfreeness as
discussed in Schneider et al. (2014).
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